HfO_x/AlO_y Superlattice-Like Memristive Synapse

Chengxu Wang, Ge-Qi Mao, Menghua Huang, Enming Huang, Zichong Zhang, Junhui Yuan, Weiming Cheng, Kan-Hao Xue, Xingsheng Wang,* and Xiangshui Miao

The adjustable conductance of a two-terminal memristor in a crossbar array can facilitate vector-matrix multiplication in one step, making the memristor a promising synapse for efficiently implementing neuromorphic computing. To achieve controllable and gradual switching of multi-level conductance, important for neuromorphic computing, a theoretical design of a superlattice-like (SLL) structure switching layer for the multi-level memristor is proposed and validated, refining the growth of conductive filaments (CFs) and preventing CFs from the abrupt formation and rupture. Ti/(HfO_v/AlO_v)_{S11}/TiN memristors are shown with transmission electron microscopy, X-ray photoelectron spectroscopy , and ab initio calculation findings corroborate the SLL structure of HfO_x/AlO_y film. The optimized SLL memristor achieves outstanding conductance modulation performance with linearly synaptic weight update (nonlinear factor $\alpha = 1.06$), and the convolutional neural network based on the SLL memristive synapse improves the handwritten digit recognition accuracy to 94.95%. Meanwhile, this improved synaptic device has a fast operating speed (30 ns), a long data retention time ($\geq 10^4$ s at 85 °C), scalability, and CMOS process compatibility. Finally, its physical nature is explored and the CF evolution process is characterized using nudged elastic band calculations and the conduction mechanism fitting. In this work, as an example the HfOx/AlOv SLL memristor provides a design viewpoint and optimization strategy for neuromorphic computing.

1. Introduction

Brain-inspired neuromorphic computing is regarded to be a promising computation architecture for breaking the von

School of Optical and Electronic Information and School of Integrated Circuits and Wuhan National Laboratory for Optoelectronics Huazhong University of Science and Technology Wuhan 430074, P. R. China E-mail: xswang@hust.edu.cn

W. Cheng, K.-H. Xue, X. Wang, X. Miao Hubei Yangtze Memory Laboratories Wuhan 430205, P. R. China

The ORCID identification number(s) for the author(s) of this article can be found under https://doi.org/10.1002/advs.202201446

© 2022 The Authors. Advanced Science published by Wiley-VCH GmbH. This is an open access article under the terms of the Creative Commons Attribution License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

DOI: 10.1002/advs.202201446

Neumann bottleneck.^[1] and has been used for artificial intelligence ,^[2,3] demonstrating significant advantages in pattern recognition applications and even surpassing human-level performance in some cases.^[4] Neurons are computing units responsible for integrating incoming spikes and generating a fire signal when a specific threshold is met in hardware-based neuromorphic computing. Because synapses link neurons and distribute the signals weighted by the synaptic strength, hardware-based synapses must store the connection weights and conduct matrix multiplication. A neuromorphic computer system contains a large number of synaptic devices, which outnumber neuron devices and take up the majority of the chip area.^[5] As a result, creating low-power and small-size electronic synapses can effectively lower the power consumption and area of neuromorphic computing circuits. Because of its simple construction, low power consumption, scalability, and process compatibility, memristive synaptic devices owning gradual conductance adjustment capabilities are viewed as the more attractive alternatives for synaptic devices than

complementary metal-oxide-semiconductor transistor (CMOS) circuit based electronic synapses.^[6,7] An ideal synaptic memristor in neuromorphic computing chips should have a wide-range conductance, long-term retention, low power consumption, high speed, high endurance, high uniformity, and so on. Furthermore, Kirchhoff's law states that a memristor crossbar array can perform vector-matrix multiplication of voltage input vector and conductance matrix itself in a single step.^[7,8] It is revealed, in particular, that the linearity and symmetry of conductance modulation in memristive synaptic devices are two key characteristics improving the accuracy of a neuromorphic computing system.^[9,10]

The key prerequisite for memristors to be employed as efficient synaptic devices is that they have analog switching behavior rather than the binary switching process.^[6] Filamentary memrsitors, on the other hand, are never easy to achieve analog switching behavior because its conductive filament (CF) usually develops or breaks suddenly.^[11–13] Many techniques to increase the synaptic performance of memristors have been presented in the recent years, including improving the operation method and managing the formation/rupture process of CF. Although refining the operation approach, such as raising/reducing the amplitude or breadth of stimulus pulses, can partially

C. Wang, G.-Q. Mao, M. Huang, E. Huang, Z. Zhang, J. Yuan, W. Cheng, K.-H. Xue, X. Wang, X. Miao

CIENCE NEWS



www.advancedscience.com



Figure 1. Superlattice-like switching layer design. a) Conductive filament (CF) schematic of Ti/HfO_x/TiN memristor, which is a typical binary switching device with a robust CF. b) Design conceptsuperlatticettic-like (SLL) switching layer, where the AlO_y layers act as barriers to hinder the transmission of oxygen atoms. c) Preconceived CFs morphology of Ti/(HfO_x/AlO_y)_{SLL}/TiN memristor fabricated following the design inspiration, with the insert of several AlO_y binary layers in the HfO_x switching layer, the oxygen vacancy (V_O) CF will be weakened and the formation/rupture process will be gradual because, during the migration process, the oxygen ions have to overcome the barrier continually. d)Test structure schematic and cross-sectional schematic of the HfO_x/AlO_y SLL memristor, the size of one cell area is 100 μ m×100 μ m. Inset is the deposition method of HfO_x/AlO_y SLL layer by atomic layer deposition (ALD). e) Comparison of direct current (DC) current-voltage (*I*–V) characteristics of HfO_x/AlO_y SLL memristor and HfO_x memristor, realizing the transform from binary to analog at both SET and RESET process by utilizing the HfO_x/AlO_y SLL switching layer.

eliminate some non-ideal elements,^[14,15] this leads to more sophisticated peripheral circuit design. As a result, the device must be redesigned and optimized, as well as the ability of memristors to adjust the CF formation/rupture process. Wu et al. designed an electro-thermal modulation layer in a HfO_x-based memristor and used numerous week CFs to produce a linear analog switching mechanism.^[16] By changing the size of the CF, Woo et al. established a linear conductance modulation in AlO_x/HfO_2 bilayer structure memristor.^[17] Jiang et al. demonstrated an analog switching mechanism in a Ta/HfO₂ memristor via channel composition modulation.^[18] However, there are still concerns with data preservation, speed, and linearity with these methods.

In this paper, we present a superlattice-like (SLL) switching layer design to achieve a high-performance analog-type memristor with high conductance modulation linearity, fast operation speed, long-term data retention, and CMOS process compatibility. Binary-type memristors are usually associated with the sudden formation/rupture of a robust CF, according to earlier study.^[6] Figure 1a describes the CF schematic of Ti/HfO_x/TiN memristor (the complete evolutionary process of CF is shown in Figure S2, Supporting Information), illustrating a binary switching mechanism with or without the presence of oxygen vacancy (V_{o}) channel inside the oxide.^[19] Thus, the key to achieving the analog-type memristor is how to avoid the abrupt formation/rupture of CF. The superlattice structure, which may influence electron migration in the conduction band via the shortperiod combination of multilayer heterojunctions,^[20] gives us inspiration, Similarly, by utilizing the different migration barrier of oxygen ion in the other metal-oxide film, for example, Al₂O₃, we can design a superlattice-like functional structure by periodical barrier-layers in the migration path of V_{0} in the switching layer to gracefully control the CF, that is $(HfO_x/AlO_y)_{SLL}$. As demonstrated in Figure 1b, it would generate a gradual barrier overcoming characteristic for analog-type memristors under consecutive pulses, similar to hurdling.

2. Results

2.1. SLL Memristor Design and Fabrication

Following the above inspiration, we fabricated Ti/(HfO_v/AlO_v)_{SU}/TiN SLL memristor, with HfO_v-based memristor selected as basic device because of its good memory performance (high-speed operation, big ON/OFF ratio, reliable switching endurance, scalability, and high device yield).^[21] After comparing the V_o formation energy of six common binary metal oxide memristive materials (Al₂O₃,^[22] HfO₂,^[13] γ-Ta₂O₅,^[23] TiO₂,^[24] ZnO,^[25] and ZrO₂^[26]) presented in Figure S4, Supporting Information, we chose AlO_v film as the barrier layer based on its highest Vo formation energy, process maturity, and compatibility. AlO_v film is typically introduced into the interface between HfO_x and TiN to promote uniformity^[27] or utilized as dopants to improve the retention of HfO_x memristors due to its higher bond energy.^[28] In our design, by inserting several AlO_{y} barrier layers in the HfO_x switching layer, the V_O CF will be weakened and the formation/rupture process is transformed to be gradual, because during the migration process, the oxygen ions must continuously overcome the barrier continually under the consecutive pulses of limited energy, as shown in Figure 1c.

Figure 1d shows a schematic representation of a typical HfO_x/AlO_y SLL memristor device. The HfO_y/AlO_y SLL memristor test sample is composed of Pt (10 nm)/Ti (50 nm)/(HfOx/AlOv)SII/TiN (100 nm) which was fabricated on the SiO₂/Si substrate. Atomic layer deposition (ALD) technology is particularly well suited for the production of the HfO_x/AlO_y SLL layer, because of its ability of self-limiting atomic layer growth. As indicated in the inset figure of Figure 1d, HfO_x and AlO_v were alternately deposited in atomic layer form by ALD at 250 °C, first depositing m atomic layers of HfO_x , then n atomic layers of AlO_v, and repeating the above procedure for several cycles. Meanwhile, using the same process conditions, a Pt (10 nm)/Ti (50 nm)/HfO_x (50 HfO_x cycles)/TiN (100 nm) control sample was fabricated. Figure 1e shows the I-V characteristics of the HfO_x/AlO_y SLL memristor and the HfO_x control sample. By utilizing the HfO_x/AlO_y SLL switching layer, the switching behavior of HfO_x-based memristor was indeed transformed from binary to analog during both SET and RESET processes. Meanwhile, the resistance states and operating voltage of SLL devices are larger than HfO_v memristors due to the presence of AlOy barrier layers.

2.2. Superlattice-Like Film Characterization

The microscopic structure of HfO_x/AlO_y SLL film is characterized by the high-resolution transmission electron microscopy (HR-TEM) in **Figure 2**a and the element distribution is shown in Figure S7, Supporting Information. At the same process conditions as the above-mentioned memristor, HfO_x/AlO_y (each 30 cycles/10 cycles) SLL film with five periodical cycles is deposited on a flat single-crystal Si substrate (chemical mechanical polishing processed). Despite the fact that HfO_x and AlO_y are both amorphous and disorderly within layers, the atomic layer distribution is macroscopically organized as multilayer (perpendicular to the interface) in the vertical direction, and the HfO_x layers and AlO_y layers can be clearly distinguished with obvious interfaces. The initial resistance and forming voltage (V_F) of the SLL memristor will become excessively high as the thickness of AlO_y barrier layers increases, and the V_F close to 5 V is detrimental for memristor integration with transistors. Meanwhile, as shown in Figure S5, Supporting Information, the high V_F also increases the risk of thermal breakdown during the forming process.

As a result, in the following, we optimized the thickness of the HfO_v and AlO_v layers, as well as the number of periods. We used the first-principles calculation to guide the optimization, and carried out density functional theory (DFT) calculation using the plane-wave basis set and the projector augmented-wave method as implemented in the Vienna Ab initio Simulation Package (VASP).^[29,30] As shown in Figure 2d, we established three amorphous HfO_v/AlO_v models with different structures, including layer, mixture, and cluster, and then we calculated the system free energy after relaxation of different structures and the results are shown in Figure 2e, the calculation method is described in the Experimental Section. In comparison to the other two structures, the layer structure has the lowest free energy, indicating that in the HfO_v/AlO_v multilayer film, HfO_v and AlO_v exist as atomic layers are more stable than HfO_x and AlO_y exist as a mixture or AlO_v cluster. According to the theoretical support, we can reduce the thickness of the AlO_v layers to minize the $V_{\rm F}$ and increase the number of cycles to improve the number of conductance states, without fear of damaging the SLL structure. Figure 2b,c shows the Hf 4f and Al 2p X-ray photoelectron spectroscopy (XPS) spectra of a HfO_v/AlO_v (each 3 cycles/1 cycles) SLL film with 13 periodical cycles and a HfO_x film. As shown in Figure 2b, in HfOx film, only the Hf-O peak consisting of a unique $4f_{7/2}$ - $4f_{5/2}$ component at a binding energy of 16.9 eV and a spin-orbit with a splitting value of 1.6 eV was observed. However, the Hf 4f peak of the HfO_v/AlO_v SLL film shifts slightly upwards, and an optimum fit necessitates an additional component with a 0.4-0.5 eV shift to higher binding energy, indicating that the film formed a mixed structure with Al-O-Hf bonding.^[31,32] Figure 2c depicts the Al 2p peak of the HfO_x/AlO_y SLL film, which can be deconvoluted into two peaks at 73.9 and 74.7 eV, corresponding to Al-O-Hf and Al-O, respectively.^[29–31] These findings imply that in the HfO_v/AlO_v (each 3 cycles/1 cycles) SLL film, HfO_x and AlO_y are still not entirely mixed as existing as atomic layers, and that Al-O-Hf bonds are formed at the interfaces.

2.3. DC Performance

According to the optimization results (details of the optimization process are provided in Figure S6, Supporting Information), decreasing the thickness of AlO_y layers can reduce the V_{F_v} while increasing the number of cycles can increase the number of conductance states, which are consistent with our design expectation. The memristor performs best in analog switching when the SLL switching layer is constructed of 13 cycles of three atomic layers of HfO_x and one atomic layer of AlO_y. Table S1, Supporting Information shows the atomic concentration of the HfO_x/AlO_y

IENCE NEWS



www.advancedscience.com



Figure 2. Analysis of HfO_x/AlO_y SLL film. a) High-resolution transmission electron microscopy (HR-TEM) of 15 nm HfO_x/AlO_y (30 cycles/10 cycles) SLL film with clear interfaces between HfO_x layer and AlO_y layer. X-ray photoelectron spectroscopy (XPS) of peaks for b) Hf 4f and c) Al 2p of HfO_x/AlO_y SLL film and HfOx film. The Hf-O peak consists of a unique $4f_{7/2}-4f_{5/2}$ component at a 16.9 eV binding energy with a spin-orbit with a splitting value of 1.6 eV in HfO_x film. The Hf 4f peak of HfO_x/AlO_y SLL film shift slightly upward about 0.4–0.5eV, indicating a mixed structure with Al-O-Hf bonding was formed in the film. The peak of Al 2p can be deconvoluted into two peaks corresponding to Al-O-Hf and Al-O at 73.9 and 74.7 eV, respectively. Before measurement, a 1 nm surface layer was removed to avoid contamination. g) Different amorphous atomic structures (layer, mixture, and cluster) of the relaxed HfO_x/AlO_y film. e) Free energy of three different atomic structures, where the layer is the most stable structure with the lowest free energy.

(3:1) SLL film, because to the lower deposition temperature, Hf and Al are not fully oxidized, resulting in the creation of non-stoichiometric HfO_x and AlO_y. Figure 3a displays a crosssectional HR-TEM image of a HfO_x/AlO_v (3:1) SLL memristor with a 5 nm SLL layer, and the fast Fourier transform (FFT) inset image clearly shows that the SLL layer is amorphous. Figure 3b demonstrates the 100 consecutive direct current (DC) currentvoltage (I-V) characteristics of the HfO_x/AlO_y (3:1) SLL memristor with a compliance current (I_{CC}) of 300 µA in SET process and a stop voltage of -1.4 V in RESET process, and a switching window of ≈ 10 can be obtained. The initial resistance is six orders of magnitude lower than that of the HfO_v/AlO_v (15:5) SLL device and the $V_{\rm F}$ drops to 1.25 V. The resistance state can be tuned gradually by regulating the $I_{\it CC}$ during the SET operation and the stop voltage in the RESET process. As illustrated in Figure 3c,d, the SET process can have up to 160 levels of resistance state while the RESET process can have up to 62 levels of resistance state. These findings demonstrate the HfO_v/AlO_v SLL memristor's outstanding analog resistance switching characteristic, which meets design objectives and indicates a high potential for neuromorphic computing applications.

In the following section, we mimic the synaptic weight update behavior by imposing a series of potentiation pulses (P_p) and depression pulses (P_D). The periodic square wave pulses with the uniform width and amplitude are applied, with no help from methods such as write-verify or compliance by transistors. This operation approach is in the line with the needs of online training, and have the potential to reduce the area budget of peripheral operating circuits. Initially, for the long-term depression (LTD) process, 100 continuous depression pulses P_D of -1.6 V (100 ns) were imposed on the device, and the synaptic conductance fell from 110 to 20 μ S. Similarly, for the long-term potentiation (LTP) procedure, the device was programmed with 100 sequential potentiation pulses of 1.4 V (100 ns) before being SET back to 110 μ S. As illustrated in **Figure 4**a, after four cycles of programming, there are 100 levels of conductance state that can beacquired for the synaptic weight storage. To describe the linearity of weight update during the LTP and LTD processes, the conductance change of LTP (G_{LTP}) and LTD (G_{LTD}) with the number of pulses (P) can be modeled by the following equations^[9,33]

$$G_{\rm LTP} = B\left(1 - e^{\left(\frac{-P}{A}\right)}\right) + G_{\rm min} \tag{1}$$

$$G_{\rm LTD} = -B\left(1 - e^{\left(\frac{p - p_{\rm max}}{A}\right)}\right) + G_{\rm max}$$
⁽²⁾

$$B = \frac{G_{\max} - G_{\min}}{1 - e^{\frac{-P_{\max}}{A}}}$$
(3)

IENCE NEWS

www.advancedscience.com



Figure 3. DC *I–V* characteristics of the SLL memristor where the SLL film is composed of 13 periodical HfO_x/AlO_y (each 3 cycles/1 cycle). a) HR-TEM image of the HfO_x/AlO_y SLL memristor, and the insert image is corresponding fast Fourier transform (FFT image) of the HfO_x/AlO_y SLL layer. b) DC *I–V* characteristics of the HfO_x/AlO_y SLL memristor under \pm 1.4 V sweeping voltage with a SET compliance current (*I*_{CC}) of 300 µA. The sweeping voltage range of forming process is 0–1.5 V and with an *I*_{CC} of 100 µA. c,d) Gradual SET and Reset process of HfO_x/AlO_y SLL memristor. Gradual SET by increasing *I*_{CC} from 50 µA to 1.5 mA with a step of 10 µA and from 1.5 to 2.2 mA with a step of 50 µA. Gradual RESET by increasing the sweep stop voltage from -0.85 to -1.47 V with a step of -0.01 V. e) Fitting of the conductance mechanism for the analog switching process. For low resistance state (LRS), with the increase of applied voltage, the conduction of electrons experienced Ohmic conduction (0–0.2 V/0–0.1 V), Schottky emission conduction (0.2–0.6 V/-0.1–0.6 V) and space charge limit current (SCLC) (0.6–0.8 V/-0.6–0.8 V), respectively. For the high resistance state (HRS), the device follows Poole-Frenkel (PF) emission (0.1–0.8 V/-0.2–-1.2 V). f) Conduction mechanisms of HfO_x memristor during the binary switching process. At LRS, the device follows Ohmic conduction and follows Schottky emission conduction at HRS.

$$\alpha = \frac{1.726}{A + 0.162} \tag{4}$$

where G_{max} is the maximum conductance, G_{\min} denotes the minimum conductance, and P_{\max} denotes the maximum number of pulses required to tune the device from the minimum to maximum conductance state. *A* is the parameter that determines the weight update's nonlinearity behavior, *B* is simply a function of *A*, and α is a parameter characterizing the nonlinearity. The fitting results are demonstrated in Figure 4c; the nonlinearity parameter of HfO_x/AlO_y SLL memristor is 1.44 for LTP and 2.55 for LTD, respectively.

HfO_x-based memristors typically have high-speed switching behavior;^[13] thus, by sacrificing some of the linearity of LTD and conductance states, the programming speed can be increased further. The programming pulse width can be lowered to 30 ns, the

amplitude of $P_{\rm p}$ is 2.27 V and the amplitude of $P_{\rm D}$ is –2.6 V, in exchange for the conductance state deduction to 50 levels. Figure 4b shows the endurance with 30 ns programming pulses, the conductance change range is expanded from 25 to 150 μ S, while cycle to cycle variation of ten cycles is more clearly detected. Figure 4c,d calculate the cost of linearity when two operational techniques are used. Although the latter operational strategy worsens the nonlinearity parameter ($\alpha_{\rm D}$) of LTD to 5.43, fortunately, the nonlinearity parameter ($\alpha_{\rm P}$) of LTP improves to 1.06, showing virtually full linearity (equal to 1). We examined the critical performance of several major memristive synaptic devices reported recently in Table S2, Supporting Information, and the HfO_x/AlO_y SLL memristor displays the quickest operating speed, while also demonstrating other good performance.

The conductance state retention is also a key reliability indicator for memristive synaptic devices, particularly for

CIENCE NEWS



www.advancedscience.com



Figure 4. Synaptic characteristics of the HfO_x/AlO_y SLL memristor. a) Conductance update of the HfO_x/AlO_y SLL memristor by applying identical pulses. The device was programmed by 100 depression pulses of -1.6 V (100 ns) for the long-term depression (LTD) process and 100 potentiation pulses of 1.4 V (100 ns) for the long-term potentiation (LTP) process. The sequence was repeated four times and the conductance can be tuned from 20 to 100 μ S. b) Conductance update with fast operating speed, the pulse width is 30 ns, the amplitude of potentiation pulses (*P*_p) is 2.27 V and depression pulses (*P*_D) is -2.6 V, and the conductance state decrease to 50 levels. c,d) Comparison of the synaptic weight update nonlinearity obtained from the HfO_x/AlO_y SLL memristor with different pulse widths. When the pulse width is 100 ns, $\alpha_P = 1.44$ and $\alpha_D = 2.55$. When the pulse width is reduced to 30 ns, α_P is improved to 1.06 and α_D is worsened to 5.43. e) Retention properties for eight conductance levels at 85 °C.

demosntrating inference function.^[34] The HfO_x/AlO_y SLL synaptic device has outstanding nonvolatile properties, as shown in Figure 4e. For the retention test at 85 °C, eight conductance states of the device were chosen and monitored by 10 mV read voltage every second. Each state can be held for >10⁴ s without considerable drift. To summarize the benefits of Ti/(HfOx/AlOy)_{SLL}/TiN SLL design memristors derived from the simple structure of Ti/HfO_x/TiN memristor, an analog-type memristive synapse with excellent linearity of weight update can be obtained, while the great nonvolatile feature and the fastest operating speed of HfOx-based memristors can be preserved.

2.4. Validation in CNN

We constructed a convolutional neural network (CNN) based on memristor crossbar array for the handwritten digit recognition task to evaluate the improvement of HfO_x/AlO_y SLL memristive synapse compared to HfO_x memristor in the neuromorphic computing applications. To complete the MNIST benchmark task we use the standard LeNet-5 structure. **Figure 5**a depicts the general architecture of LeNet-5, which consists of two convolutional layers and two average pooling layers, followed by three fully connected layers.^[35,36] The hardware neural network is implemented by the memristor crossbar array, as shown in Figure 5b, with the weight matrix is represented by the memristor device conductance in the crossbar.^[37] We employ two memristors connected in parallel as a differential pair, and combining two columns extends the weight to a negative range and takes advantage of greater nonlinearity during LTP. Figure 5c demonstrates the CNN's recognition performance using a HfO_x/AlO_y SLL memristive synapse, a HfO_x memristor, and an ideal electronic synapse. The ideal device for the test set has 97.94% handwritten digit recognition, whereas the HfO_x/AlO_y SLL memristive synapse-based CNN has a 94.95% accuracy, and the HfO_x memristor-based CNN just can achieve 77.8% recognition. Thus, when compared with the HfO_x memristor, the HfO_x/AlO_y SLL memristive synapse based CNN improves the handwritten digit recognition by 17.15%, owing mostly to the better linearity provided by SLL design.

3. Discussion

The enhanced synaptic characteristics, derived from the theoretical design of the HfO_x/AlO_y SLL switching layer, can be attributed to the accurate engineering of the HfO_x device barrier for conduction path evolution by periodically inserting AlO_y barriers slightly higher than the HfO_x barrier. We built an atomic layers model of SLL switching layer with three HfO_x layers and 1 AlO_y layer and used nudged elastic band (NEB) method to calculate



ADVANCED SCIENCE

www.advancedscience.com



Figure 5. Performance evaluation of the HfO_x/AlO_y SLL memristor and HfO_x memristor-based CNN. a) The LeNet-5 architecture used in this work for MNIST dataset recognition. b) Illustration of the memristors based convolution kernels. c) The simulated recognition accuracy as a function of the training time.

the O atom migration barrier,^[38] which is equivalent to the $V_{\rm O}$ migration barrier along different migration pathways. As demonstrated in **Figure 6**a,b, three different paths to cross the AlO_v layer were calculated and the energy barriers required to overcome for O atoms to migrate in AlO_v are all 0.06–0.97 eV higher than those required in HfO_v. As a result, Figure 6c,d shows the migration of $V_{\rm O}$ and the transform of an energy band in the HfO_x/AlO_y SLL switching layer. Due to its higher barrier, AlO_v functions as an impediment on the migration path of $V_{\rm O}$, and $V_{\rm O}$ progressively overcomes the AlO_v barriers to complete the migration, under the intermittently supplied electric field produced by consecutive pulses. The $V_{\rm O}$ migration process during SET/RESET in the HfO_x/AlO_y SLL switching layer is similar to hurdling: each spike pulse can only help V_O pass one or a few AlO_v obstacles, and cannot run to the end freely at one stroke. Meanwhile, when CFs develop, the band will be gradually dragged down by the buildup of V_{Ω} defects, which leads to the increase in conductivity. Meanwhile, the migration barrier of O atoms in the SLL layer with thicker AlO_v layers was calculated also (described in Figure S14, Supporting Information), the energy required to cross the thicker AlO_v layer (\approx 5 eV) is much higher than that of thinner AlO_v layers (1.3–1.8 eV), which reveals the reason that the higher operating voltage of devices with thicker AlO_v layers.

Furthermore, the bond energy of Al-O is higher than that of Hf-O, according to the results of theoretical calculations (detail is described in Figure S10, Supporting Information) and XPS. Hence, it is more challenging to generate $V_{\rm O}$ in AlO_y layers, resulting in the formation of multiple-weak-filaments rather than a single strong filament.^[39] As a result of the production of

multiple-weak-filaments and successful prevention of burst barrier breaking and conduction-path formation, the evolution of CF becomes a gradual process, leading to the improvement in conductance update linearity. The relaxation of CF is also controlled, thanks to the confinement effect of the Hf-O-Al bond on oxygen atoms and the higher V_0 migration barrier of the AlO_y layer, making HfO_x/AlO_y SLL memristor have an outstanding data retention capability.^[40,41] Meanwhile, because the thickness of the AlO_y layers is only around an atomic layer, the width of a pulse stimulating the V_0 to cross the barrier does not have to be wide, allowing the memristor to set at a high speed.

The fitting results of the SLL memristor's conduction mechanism during the switching progress likewise significantly support the aforementioned theoretical analysis. Figure 3e and Figure S11, Supporting Information show the fitting results for the low resistance state (LRS), where the conduction of electrons experienced Ohmic conduction, Schottky conduction, and space charge limit current (SCLC) as the applied voltage increased. Compared with the Ohmic conduction of HfO_x memristor throughout the LRS as shown in Figure 3f, Schottky conduction and SCLC both indicate that the device does not develop robust CFs in LRS. Furthermore, in the high resistance state (HRS), contrasting the Schottky conduction of HfO_v memristor the SLL memristor follows Poole-Frenkel (PF) emission transport model, indicating that there is some residual CF in the SLL switching layer to assist the electron conduction. We detailed the evolution of the V_o CFs during the conductance gradual update process of the HfO_v/AlO_v SLL memristor, based on the findings of theoretical calculation and fits of the conduction mechanism, as shown

CIENCE NEWS



www.advancedscience.com



Figure 6. Theoretical explanation of the HfO_x/AIO_y SLL memristor analog switching behavior and the description of the evolution process of CFs. a) Atomic layers model of SLL switching layer with 3 HfO_x cycles and 1 AIO_y cycle. Three different migration paths of oxygen atoms cross the AIOy layer in HfO_x/AIO_y SLL film, the migration process is divided into 3 steps of HfO_x . AIO_y - HfO_x . b) The migration barriers to be overcome for oxygen atoms migrating along different paths in the HfO_x/AIO_y SLL film. The barrier energy is the difference value between the highest energy and the initial energy of each step, the detailed migration energy of each path is shown in Figure S13, Supporting Information. c) The migration barrier induced by the AIO_y layer. d) The relationship between the morphology of V_O CFs and the energy band in the HfO_x/AIO_y SLL switching layer, described according to the density of electron states of each atomic layer by DFT -1/2 calculation^[43,44] (Figure S15, Supporting Information). e) The evolution process schematics of V_O CFs during the conductance gradual update process of the HfO_x/AIO_y SLL memristor.

in Figure 6e. A redox reaction occurred at the interface between the Ti top electrode (TE) and the SLL layer during the forming process, and a portion of Ti TE was oxidized, generating numerous V_0 at the interface. When a forming voltage pulse is applied to TE, V_0 migrates toward bottom electrode (BE) and forms V_0 CFs between TE and BE, the memristor is set to an LRS. If we then apply a P_D to the memristor, V_0 will overcome the migration barrier and migrate toward TE, causing the CFs to rupture and the memristor to reset to a higher resistance state. Because of the blocking effect of AlO_y layers, CFs near the TiN electrode is thinner than that near Ti electrode, which would lead to the rupture of CFs primordially taking place at the weaken-link node around the TiN electrode or AlO_y layers during RESET process, different from HfO_x memristor. Meanwhile, a single P_D cannot move the V_O very far, and CFs can only be partially broken. A series of P_D will cause the V_O to constantly overcome the AlO_y barrier and migrate to TE, the CFs will be more fully broken and the filament gap with BE will become wider and wider until the memristor is reset to HRS. Similarly, a series of P_P will assist V_O in repeatedly breaking through the AlO_y barrier and migrating to BE, resulting in the gradual growth of CFs and the gradual improvement of conductance until the memristor is set to LRS again. When compared with a robust CF in a HfO_x memristor, which can provide a larger conductance range for modulation, three elements of CF in the SLL memristor can be regulated: number, width, and gap.

4. Conclusion

In conclusion, by upgrading the simple sandwich structure to a superlattice-like structure we proposed and validate a new theoretical design idea of switching layer for a memristive synaptic device with improved memristive synaptic properties. The form and break processes of CFs can be adjusted from abrupt to gradual by leveraging the varied migration barriers of V₀ in alternating SLL layers to optimize the control of the CFs, thereby accomplishing analog resistance switching. To realize the SLL switching layer we use HfO_v and AlO_v films and show a $Ti/(HfO_v/AlO_v)_{SU}/TiN$ memristor. According to the various optimization results, reducing the thickness of AlO_v layers can decrease the V_F and increasing the number of cycles can increase the number of conductance states, both of which are compatible with our findings. The memristor exhibits the best analog switching performance with 160 levels of resistance state for the SET process and 62 levels of resistance state for the RESET process when the SLL switching layer is constructed of 13 cycles of three atomic layers of HfO_x and one atomic layer AlO_v. The SLL memristor offers synaptic performance, with linear conductance update of a linearity parameter up to 1.06, 100 levels of conductance state, outstanding operating speed (30 ns), data retention (85 °C, 10⁴ s), scalability, and CMOS process compatibility. Meanwhile, CNN based on the SLL memristive synapse boosts the handwritten digit recognition accuracy to 94.95%. Finally, using NEB calculations and fitting the conduction mechanism, the physical nature of the analog switching is explored and the formation and break process of CFs is described.

5. Experimental Section

Device Fabrication: The HfO_x/AlO_y SLL memristor and HfO_x memristor were fabricated as follows. First, a 100 nm TiN BE layer was deposited on a SiO₂/Si substrate by DC sputtering. Second, HfO_x/AlO_y SLL layer or HfO_x layer was deposited by atomic layer deposition (ALD, Beneq TFS200) at 250 °C, using H₂O, TEMA-Hf, and TMA as precursors. Particularly, for the HfO_x/AlO_y SLL layer, HfO_x and AlO_y were alternatively deposited in atomic layer form, first deposit 3 atomic layers HfO_x, then deposit on atomic layer AlO_y, and repeating the above steps for 13 cycles. Finally, 50 nm Ti TE layer and 10 nm Pt capping layer were all deposited by DC sputtering. TE and capping layer were patterned, and the cell area is 100 μ m×100 μ m.

Electrical Property Measurement and Device Characterization: All the electrical measurements were conducted with a Keysight B1500A connected with a Cascade MPS150 probe station in the air. Cross-section TEM specimens of the memristor devices were prepared using an FEI Helios 450s dual beam focused ion beam system by a Ga ion beam with 30 keV energy. The final thinning and cleaning process was finished at 5 and 2 keV. The HRTEM and energy dispersive X-ray spectroscopy (EDS) imaging were conducted at 200 kV on an FEI Titan Themis 200 microscope equipped with a spherical aberration corrector and a Bruker Super-X EDX system. XPS spectra were obtained with AXIS-ULTRA DLD-600W equipment to determine chemical binding states and atomic ratio. The binding energy was calibrated with the position of the C1s peak at 285 eV.

Ab Initio Calculations: DFT calculations used the plane-wave based VASP. Besides, the generalized gradient approximation (GGA) was used for the exchange-correlation energy, within the Perdew–Burke–Ernzerhof (PBE) functional.^[42] A constant 500 eV plane-wave kinetic energy cutoff was used throughout the calculations. The valence electron configurations are 5p, 5d, and 6s for Hf, 2s and 2p for O, 3s, and 3p for Al. The amorphous model contains 306 atoms with about 15 Å for three sides. An atomic layers model of SLL switching layer (3 HfO_x layers and 1 AlO_y layer) with at

www.advancedscience.com

least 185 atoms was set up to simulate the migration difficulty of O. For the atomic layers model, an equal-spacing $2 \times 2 \times 1$ k-mesh was used for Brillouin zone sampling, while another $2 \times 2 \times 2$ mesh was used for amorphous model. Migration barriers were calculated using a climbing image nudged elastic band (CI-NEB) method,^[38] and the migration process is divided into three steps of HfO_v-AlO_v-HfO_v for each path.

Statistical Analysis: To ensure the representative of the sample data, statistical tests were performed and the statistical results were presented in Supporting Information. First, the device-to-device variation of basic resistive switching behavior was analyzed, resistance data in Figure S16, Supporting Information were obtained by switching 15 independent HfO_x/AlO_y SLL memristor cells, and each cell was operated for ten cycles. The mean value of LRS is 2.6 k Ω and of HRS is 59.2 k Ω , the standard deviation of LRS (σ_{LRS}) is 1.1 k Ω and σ_{HRS} is 7.8 k Ω . Figure S17, Supporting Information shows the DC characteristics of five HfO_x/AlO_y SLL memristor cells operated for ten cycles, all the cells exhibited bidirectional analog switching behavior. Then, the device-to-device variation of conductance update was counted in Figure S18, Supporting Information, where the data of LTD and LTP process were acquired from five samples with the 30 ns operating pulse. The mean coefficient of variation of LTD (CV_{LTD}) is 8.38% and the mean CV_{LTP} is 12.08%, which were from calculating the CV of conductance corresponding to each pulse and averaging. Meanwhile, the cycle-to-cycle variation of HfOx/AlOv SLL memristor's conductance update was analyzed also, the mean $C\dot{V}_{\text{LTD}}$ and CV_{LTP} of the data with 100 ns operating pulse (Figure 4a) are 10.51% and 11.53% respectively, and for the conductance update with 30ns operating pulse (Figure 4b), the mean CV_{ITD} is 9.68% and CV_{ITP} is 7.68%.

Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements

This work was supported in part by the National Key Research and Development Program of China under Grant 2019YFB2205100, and in part by Hubei Key Laboratory of Advanced Memories.

Conflict of Interest

The authors declare no conflict of interest.

Author Contributions

C.W. and G.-Q.M. contributed equally to this work. C.W., X.W., and X.M. proposed the design of superlattice-like memristor. C.W., M.H., Z.Z., and W.C. contributed to the device fabrication. C.W. performed the device measurement with guidance from X.W. G.M. performed the ab initial calculation with guidance from J.Y. and K.X.. E.H. carried out the neural network simulation with guidance from X.W. C.W. and X.W. wrote the paper. K.X. and X.M. provided suggestions for the project. All authors discussed the results and commented on the manuscript. X.W. and X.M. supervised the project.

Data Availability Statement

The data that support the findings of this study are available in the supplementary material of this article.

Keywords

analog switching, conductive filaments, memristive synaptic device, neuromorphic computing, superlattice-like

SCIENCE NEWS _____

ADVANCED SCIENCE

www.advancedscience.com

Received: March 12, 2022 Revised: April 25, 2022 Published online:

- [1] J. Hasler, B. Marr, Front. Neurosci. 2013, 7, 118.
- [2] J. Pei, L. Deng, S. Song, M. Zhao, Y. Zhang, S. Wu, G. Wang, Z. Zou, Z. Wu, W. He, F. Chen, N. Deng, S. Wu, Y. Wang, Y. Wu, Z. Yang, C. Ma, G. Li, W. Han, H. Li, H. Wu, R. Zhao, Y. Xie, L. Shi, *Nature* **2019**, *572*, 106.
- [3] K. Roy, A. Jaiswal, P. Panda, Nature 2019, 575, 607.
- [4] Y. LeCun, Y. Bengio, G. Hinton, Nature 2015, 521, 436.
- [5] Z. Wang, S. Joshi, S. Savel'ev, W. Song, R. Midya, Y. Li, M. Rao, P. Yan, S. Asapu, Y. Zhuo, H. Jiang, P. Lin, C. Li, J. H. Yoon, N. K. Upad-hyay, J. Zhang, M. Hu, J. P. Strachan, M. Barnell, Q. Wu, H. Wu, R. S. Williams, Q. Xia, J. J. Yang, *Nat. Electron.* **2018**, *1*, 137.
- [6] W. Zhang, B. Gao, J. Tang, X. Li, W. Wu, H. Qian, H. Wu, *Phys Status Solidi R.* 2019, 13, 1900204.
- [7] K. Moon, S. Lim, J. Park, C. Sung, S. Oh, J. Woo, J. Lee, H. Hwang, Faraday Discuss. 2019, 213, 421.
- [8] S. Yu, Proc. IEEE 2018, 106, 260.
- [9] P.-Y. Chen, B. Lin, I.-T. Wang, T.-H. Hou, J. Ye, S. Vrudhula, J.-s. Seo, Y. Cao, S. Yu, in 2015 IEEE/ACM Int. Conf. Computer-Aided Design (ICCAD), IEEE, Austin, TX 2015, p. 194.
- [10] X. Sun, S. Yu, IEEE J. Emerging Sel. Top. C 2019, 9, 570.
- [11] X.-D. Huang, Y. Li, H.-Y. Li, K.-H. Xue, X. Wang, X.-S. Miao, IEEE Electron. Dev. Lett. 2020, 41, 549.
- [12] B. Wang, K. H. Xue, H. J. Sun, Z. N. Li, W. Wu, P. Yan, N. Liu, B. Y. Tian, X. X. Liu, X. S. Miao, *Appl. Phys. Lett.* **2018**, *113*, 183501.
- [13] H. Lee, P. Chen, T. Wu, Y. Chen, C. Wang, P. Tzeng, C. Lin, F. Chen, C. Lien, M.-J. Tsai, in 2008 IEEE International Electron Devices Meeting (IEDM), IEEE, San Francisco, CA, USA 2008, p. 1-4.
- [14] J.-W. Jang, S. Park, G. W. Burr, H. Hwang, Y.-H. Jeong, IEEE Electron. Dev. Lett. 2015, 36, 457.
- [15] F. Alibart, L. Gao, B. D. Hoskins, D. B. Strukov, Nanotechnology 2012, 23, 075201.
- [16] W. Wu, H. Wu, B. Gao, P. Yao, X. Zhang, X. Peng, S. Yu, H. Qian, in 2018 IEEE Symposium on VLSI Technology (VLSI), IEEE, Honolulu, HI 2018, p. 103.
- [17] J. Woo, K. Moon, J. Song, S. Lee, M. Kwak, J. Park, H. Hwang, IEEE Electron. Dev. Lett. 2016, 37, 994.
- [18] H. Jiang, L. Han, P. Lin, Z. Wang, M. H. Jang, Q. Wu, M. Barnell, J. J. Yang, H. L. Xin, Q. Xia, *Sci. Rep.* **2016**, *6*, 28525.
- [19] J. Woo, A. Padovani, K. Moon, M. Kwak, L. Larcher, H. Hwang, *IEEE Electron. Dev. Lett.* 2017, 38, 1220.
- [20] L. Esaki, R. Tsu, IBM J. Res. Dev. 1970, 14, 61.
- [21] H. S. P. Wong, H.-Y. Lee, S. Yu, Y.-S. Chen, Y. Wu, P.-S. Chen, B. Lee, F. T. Chen, M.-J. Tsai, Proc. IEEE 2012, 100, 1951.

- [22] X. D. Huang, Y. Li, H. Y. Li, Y. F. Lu, K. H. Xue, X. S. Miao, Appl. Phys. Lett. 2020, 116, 173504.
- [23] J. H. Yuan, K. H. Xue, Q. Chen, L. R. C. Fonseca, X. S. Miao, Ann. Phys. 2019, 531, 1800524.
- [24] C. Yoshida, K. Tsunoda, H. Noshiro, Y. Sugiyama, Appl. Phys. Lett. 2007, 91, 223510.
- [25] J. Y. Chen, C. L. Hsin, C. W. Huang, C. H. Chiu, Y. T. Huang, S. J. Lin, W. W. Wu, L. J. Chen, *Nano Lett.* **2013**, *13*, 3671.
- [26] C.-Y. Lin, C.-Y. Wu, C.-Y. Wu, T.-C. Lee, F.-L. Yang, C. Hu, T.-Y. Tseng, IEEE Electron. Dev. Lett. 2007, 28, 366.
- [27] M. Azzaz, A. Benoist, E. Vianello, D. Garbin, E. Jalaguier, C. Cagli, C. Charpin, S. Bernasconi, S. Jeannot, T. Dewolf, G. Audoit, C. Guedj, S. Denorme, P. Candelier, C. Fenouillet-Beranger, L. Perniola, *Solid-State Electron.* **2016**, *125*, 182.
- [28] B. Traoré, P. Blaise, E. Vianello, H. Grampeix, A. Bonnevialle, E. Jalaguier, G. Molas, S. Jeannot, L. Perniola, B. DeSalvo, in 2014 IEEE Int. Electron Devices Meeting (IEDM), IEEE, San Francisco, CA 2014, p. 21.5.1.
- [29] G. Kresse, J. Furthmüller, Comput. Mater. Sci. 1996, 6, 15.
- [30] G. Kresse, J. Furthmüller, Phys. Rev. B 1996, 54, 11169.
- [31] P. K. Park, E.-S. Cha, S.-W. Kang, Appl. Phys. Lett. 2007, 90, 232906.
- [32] Y.-K. Chiou, C.-H. Chang, C.-C. Wang, K.-Y. Lee, T.-B. Wu, R. Kwo, M. Hong, J. Electrochem. Soc. 2007, 154, G99.
- [33] P.-Y. Chen, X. Peng, S. Yu, in 2017 IEEE Int. Electron Devices Meeting (IEDM), IEEE, San Francisco, CA 2017, p. 6.1.1.
- [34] W. Zhang, B. Gao, J. Tang, P. Yao, S. Yu, M.-F. Chang, H.-J. Yoo, H. Qian, H. Wu, Nat. Electron. 2020, 3, 371.
- [35] W.-Q. Pan, J. Chen, R. Kuang, Y. Li, Y.-H. He, G.-R. Feng, N. Duan, T.-C. Chang, X.-S. Miao, *IEEE Trans. Electron. Devices* 2020, 67, 895.
- [36] P. Yao, H. Wu, B. Gao, S. B. Eryilmaz, X. Huang, W. Zhang, Q. Zhang, N. Deng, L. Shi, H. P. Wong, H. Qian, *Nat. Commun.* 2017, 8, 15199.
- [37] M. Hu, H. Li, Q. Wu, G. S. Rose, in DAC Design Automation Conf. 2012, IEEE, San Francisco, CA 2012, p. 498.
- [38] G. Henkelman, B. P. Uberuaga, H. Jónsson, J. Chem. Phys. 2000, 113, 9901.
- [39] B. Gao, H. Wu, W. Wu, X. Wang, P. Yao, Y. Xi, W. Zhang, N. Deng, P. Huang, X. Liu, in 2017 IEEE Int. Electron Devices Meeting (IEDM), IEEE, San Francisco, CA 2017, p. 4.4.1.
- [40] X. Huang, H. Wu, G. Bin, D. C. Sekar, L. Dai, M. Kellam, G. Bronner, N. Deng, H. Qian, *Nanotechnology* **2016**, *27*, 395201.
- B. Traore, P. Blaise, E. Vianello, H. Grampeix, S. Jeannot, L. Perniola, B. De Salvo, Y. Nishi, *IEEE Trans. Electron. Devices* 2015, *62*, 4029.
- [42] J. P. Perdew, K. Burke, M. Ernzerhof, Phys. Rev. Lett. 1996, 77, 3865.
- [43] K.-H. Xue, J.-H. Yuan, L. R. C. Fonseca, X.-S. Miao, Comput. Mater. Sci. 2018, 153, 493.
- [44] J.-H. Yuan, Q. Chen, L. R. C. Fonseca, M. Xu, K.-H. Xue, X.-S. Miao, J. Phys. Commun. 2018, 2, 105005.